Implement VHDL mode. Generalize the keyword parser used by Verilog

Implement VHDL mode.  Generalize the keyword parser used by Verilog
mode so that it is powerful enough to parse both languages.  Implement
a high-level extensible pattern matcher to allow the VHDL indenter to
recognize keyword contexts in cases where it is necessary.